A low power threshold voltage detection circuit and its accuracy optimization method for NOR flash memory are proposed in this paper. The whole circuit system is composed of data path, ramp voltage generator, and other auxiliary circuits. This memory system with 256Mb cells is simulated in a 65nm 2P3M NOR flash memory process. The simulation results show that the proposed circuit and optimization method achieve low power consumption with a relatively high accuracy.
I. INTRODUCTION
Although taken into applications for many years, flash memory continuously confronted increasing problems and challenges [1, 2] . For example, the progress in chip manufacturing processes results in considerable capacitance and crosstalk between neighbor cells. Besides, in order to attain higher storage density and lower cost, MLC (multiple level cell) and TLC (triple level cell) emerge, which means that data detention, endurance and failure mode should be paid more attention to. These problems can be reflected in threshold voltage distribution of cells [3] . As a result, threshold voltage measuring method and circuit is vital. However, traditional threshold voltage measuring methods for flash memory always have shortages, such as high power, low accuracy, and large area [4] . This paper proposes a low power and high accuracy threshold voltage detection circuit and its accuracy optimization method. Section II puts forward a detailed introduction of this new threshold voltage detection circuit and its operation principle. Then in Section III, two methods for accuracy optimization are demonstrated to make correction of output data and promote readout resolution. Finally, conclusion is made in Section IV.
II. THRESHOLD VOLTAGE DETECTION CIRCUIT
The data path of proposed threshold voltage detection circuit and its timing diagram are shown in Figure 1 . After WL and BL decoder get the command of timing logic controller to select a page of memory cells, signal Prech instantaneously goes high, which controls transistor M 2 to precharge readout capacitor C Read to V DD , and BL voltage V BL to a voltage about 0.2V (equal to reference voltage V refClamp subtracts threshold voltage V thm1 of transistor M 1 ). After Prech goes low, the counter will begin to work, and V ramp , generated from ramp voltage generator, will begin to rise. After V ramp reaches the threshold voltage of a selected memory cell, the readout capacitor C Read will discharge through this memory cell, and the voltage V N2 on node N2 will decrease. When V N2 is lower than reference voltage V refComp , the output of the comparator will go low, which stops the counter. As a result, the threshold voltage of the selected memory cell is converted to the count number D out of the counter and then will be stored in the register. In the proposed design, the counter is 9-bit, and the ramp voltage V ramp ranges from low bound Vstart to up bound Vend. The threshold voltage of the selected memory cell is digitalized as Equation (1):
where V th is the threshold voltage of the selected memory cell. The proposed circuit achieves low power because the power consumption mainly comes from precharging readout capacitor C Read to V DD and BL parasitic capacitor C Par to 0.2V. The structures of the comparator and counter are simple, which consume very little power.
To generate appropriate and various ramp voltages for the data path, an adjustable ramp voltage generator is proposed as shown in Figure 2 . It is composed of operational amplifier, capacitance and adjustable resistances. When signal Prech is high, the ramp voltage V ramp equals to a reference voltage of V refWL1 . When signal Prech goes low, V ramp begins to rise. This procedure follows Equation (2):
By changing reference voltage V refWL1 , V refWL2 and resistances, we can get ramp voltages with different slope to read out the cell's threshold voltage.
The proposed circuit works at a frequency of 100MHz. Simulation results show that the average current of the proposed data path is 3.12µA, which is extremely low in comparison to traditional methods. 
III. ACCURACY OPTIMIZATION METHOD
In this section, two methods to optimize accuracy for this threshold voltage detection circuit will be presented. The first method called accuracy calibration method will be explained here. When ramp voltage V ramp reaches the threshold voltage of the selected memory cell, V N2 will not decline from V DD to V refComp immediately, because of the limited current of the memory cell and transistor M 1 . As a result, a deviation exists between the threshold voltage of the memory cell and the count number. In Figure 1 , M 1 is used to clamp V N1 to a voltage about 0.2V (equal to reference voltage V refClamp subtracts threshold voltage V thm1 of transistor M 1 ), instead of using an amplifier [5] . Thus, V N1 and V BL cannot be precharged to the stable voltage 0.2V within a limited precharge time. As a result, in the time interval between signal Prech going low and V ramp reaching the threshold voltage of selected memory cell, there is a small current flowing from C Read to C Par through M 1 , which raises V N1 closer to 0.2V and makes V N2 decline. When V ramp goes higher than the threshold voltage of selected memory cell, C Read and C Par begin to discharge to ground through the selected memory cell. Then V N2 declines lower than reference voltage V refComp , and the output of the comparator goes low, which stops the counter. As a result, the threshold voltage of the selected memory cell is smaller than the count number of the counter. Figure 3(a) shows the waveform of V N2 after signal Prech goes low for two memory cells with different threshold voltages. It demonstrates that cell 1 with smaller threshold voltage exhibits a worse deviation than cell 2 with bigger threshold voltage. Figure 3(b) shows the relationship between the threshold voltage and the count number D out .
The second method called multi-range method can improve detection resolution further on. We define the threshold voltage detection resolution as:
If we want to get a higher detection resolution, we need to decrease the range of V end -V start .
Let us suppose that a 256Mb memory cells has an initial threshold voltage range from V th1 to V th2 . If we set the ramp voltage V ramp from V start to V end as line L 1 shown in Figure 4 
IV. CONCLUSION
In this paper, a low power threshold voltage detection circuit and two accuracy optimization methods for a 256Mb NOR flash memory are proposed. Simulation results show that this detection method can achieve the goal of threshold voltage detection with high resolution. Since distribution information of the threshold voltage is important for planning threshold voltage of memory cells in program/erase state, and studying endurance and retention characteristics of the memory cells, the proposed circuit and method are helpful for researches to achieve these goals.
